Worst Case Analysis of DRAM Latency in Hard Real Time Systems